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 The development of the Internet of Things (IoT) using wireless motes has perpetuated the 
demand for self-sufficient electronics. Recently, this demand is being fulfilled with the 
development of wireless energy harvesters, which eliminates the need for power cords and the 
manual recharging or replacement of batteries. This work proposes an energy harvesting system 
for 5.8 GHz operation that utilizes an eight-element patch antenna array with a 20 dB Taylor taper 
that could be modified for beam scanning and focusing. The use of this array increases the receiver 
gain, and thus the rectifier efficiency, compared to harvesters with a single antenna. The major 
subsystems of the energy harvester, such as the antenna array, corresponding feed network, and 
multi-stage Dickson multiplier, are designed and simulated in software. The outlined design 
procedure for each of these subsystems is intended to serve as a guide and starting point for future 
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 Wireless transmission of energy has no bounds. In wireless power transfer, a transmitter 
connected to a power source beams the energy to one or more receivers wirelessly, where it is 
converted back to an electrical current and then used. With the birth of the Internet of Things (IoT) 
and the growing popularity and applications of largescale, sensor-based wireless networks, the 
need to adopt inexpensive, green communications strategies is of paramount importance. Most of 
these devices need to operate without batteries, and as such require an energy harvesting circuit 
that captures the wireless power. 
 An energy harvesting system can be decomposed into three main subsystems. The first 
subsystem is responsible for energy capture. For a wireless energy harvester, energy capture is 
usually accomplished using coils for inductive coupling or antennas for far-field power transfer. 
The captured energy is typically not useable in its harvested form. Thus, the second main 
subsystem of an energy harvester is responsible for conditioning the received power into power 
that is usable. Since most devices require a DC power supply, the received AC signal is typically 
converted to DC using a rectifier. Once the rectified energy is available it must be properly stored 
for later use. The energy storage of a wireless energy harvester is the final subsystem and it is 
especially important due to the low input powers that are usually available. 
 To improve the efficiency and maximize harvested power, each of these three subsystems 
can be optimized. When considering the propagation of the energy to the harvester, efficient power 
transfer is achieved by selecting an appropriate scheme which is dependent on the distance between 
the receiver (Rx) and transmitter (Tx). In the reactive near-field zone, power is transferred via 
magneto-inductive coupling. At further distances, typically antennas are used to transmit the power 
into the far-field. For each of these regions of operation, the system efficiency can be improved by 
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using an antenna array that is capable of scanning and beam focusing. The other subsystems, such 
as the rectifier and energy storage, can be further improved by selecting the appropriate rectifying 
element and topology as well using an energy storage device suited for the application.  
 This work focuses on the design and simulation of the receiver and rectifying subsystems 
of an energy harvester operating at 5.8 GHz with the goal of improving the efficiency of current 
harvesting topologies. Since the heart of almost all wireless energy harvesters is the rectifier, this 
subsystem is discussed first with an emphasis on current rectifier technology and theory. The 
discussion of the rectifier is followed by the design of the receiver, which will be implemented 
with an eight-element rectangular patch antenna array with a 20 dB Taylor taper. Thus, the design 
of an eight-input single output microstrip feed network is included as an additional subsystem that 
interfaces the rectifier to the antenna array.  The paper concludes by purposing a smart energy 








2.1 Background and Previous Work 
 A central function of any RF energy harvester is the ability to convert an RF signal into 
useable DC power. This ability is motivated by the trend of most devices, especially hand-held 
electronics and wireless motes, being powered by a battery for enhanced portability. The 
subsystem responsible for AC to DC conversion in an energy harvesting device is known as a 
rectifier. In the literature, many different types of rectifiers are employed for energy conversion 
with each offering their own advantages and tradeoffs for a particular application. The choice of 
rectifier is usually dependent on factors such as available input power, efficiency constraints, load 
requirements, device size, and design complexity. For an energy harvesting system, available input 
power and efficiency are usually the predominant design considerations. Each of the most common 
rectifier topologies will be introduced along with example applications. The theory of the chosen 
rectifier topology will then be explained in detail. This is followed by an explanation of the theory 
for the corresponding matching network and the modeling and design of the overall rectifying 
system. The chapter concludes with a presentation and analysis of the measured results.  
 The most fundamental rectifier topology is the half-wave rectifier. As shown in Fig. 2.1, 
the half-wave rectifier consists of a series diode followed by a shunt capacitor. The load of the 
rectifier is placed in parallel with the capacitor. The operation of the circuit is centered on the 
nonlinear properties of the diode. When applying an AC voltage on the anode of the diode, the 
diode will conduct during the positive portion of the cycle. If an ideal diode is assumed with an 
infinite breakdown voltage and constant threshold voltage , the capacitor will charge to a peak 
voltage of − , where  is the peak voltage of the input AC signal. When the voltage drop 
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across the diode is less than , the diode will be reversed biased and will consequently prevent 
the discharging of the capacitor when the input signal becomes negative. The result is that the 
capacitor will retain its charge with an open-circuit load, and the output voltage will be a constant 
DC signal [1].  
 
Fig. 2.1 Half-wave rectifier. 
 
 When a finite load is used, the capacitor will discharge during the negative portion of the 
input signal, which results in a voltage ripple on the output. If the voltage on the capacitor does 
not go to zero in steady state operation, then the resulting output voltage will be an offset equal to 
the average voltage across the capacitor with a peak-to-peak voltage ripple  approximated by 
= ( − − ���). (2.1) 
Using Kirchoff’s voltage law, Equation (2.1) can be derived by solving the associated differential 
equations for both the charging and discharging states of the circuit [2]. The output ripple can be 
reduced by using a larger capacitance , larger load , and by using a higher input frequency . 
In most power supplies, the output voltage ripple is a critical specification so that sensitive 
electronics that require precise voltages can be safely powered. It is for this reason that large 
capacitors are typical in rectifiers used for powering every day devices from a wall outlet. 
However, in wireless energy harvesting systems, it is not always practical to reduce voltage ripple 
by using a larger capacitance. The reason is that the small available input power combined with 
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large capacitances can result in inconvenient charge and discharge times. Reference [3] reports a 
wait time of 2 days for their first stage capacitor to fully charge. Therefore, the half-wave rectifier 
illustrates an important design consideration common to most rectifiers in which there exists a 
tradeoff between signal quality and the settling time of the circuit for a particular load.  
 The half-wave rectifier applied to wireless energy harvesting is demonstrated in [4] and 
[5]. In this case, the rectifier is combined with an antenna to form a rectenna. Using a Schottky 
diode, it was shown in [4] that a rectifying efficiency of at least 55% can be obtained for a rectenna 
system utilizing a half-wave rectifier. A similar circuit to the half-wave rectifier is shown in Fig. 
2.2. In the case when the low pass filter block is implemented with a shunt capacitor, the circuit is 
essentially a diode clamp that shifts the DC operating point of the voltage at the cathode of the 
diode. The DC pass filter following the diode removes the superimposed voltage ripple to produce 
the rectified signal. Using this topology, efficiencies of 85% at 2.45 GHz [6] and 82% at 5.8 GHz 
[7] have been reported. [8] – [13] present additional research with rectennas using single diode 
rectifiers with [12] and [13] illustrating the range of applications. While being trivial circuits, both 
of these single diode rectifiers serve as a building block for more complicated rectifier topologies. 
 
Fig. 2.2: Typical rectenna with single diode topology. 
 
 
 A natural extension of the half-wave rectifier is the Greinacher voltage doubler shown in 
Fig. 2.3. The circuit can be thought of as a diode clamp followed by a half-wave rectifier. Thus, 
when a signal with a peak voltage of  is applied at the input, the diode clamp will shift the DC 
operating point of the signal to  −  . This occurs when the clamp capacitor charges through 
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the diode during the negative portions of the input cycle. During the positive portion, the voltage 
across the clamp capacitor adds in series with the input voltage. The result is that the half-wave 
capacitor charges to a peak value of   − . Note that as before, ideal diodes are assumed. The 
importance of the voltage doubler circuit is that it demonstrates that both rectification and voltage 
multiplication can be achieved simultaneously. It is for this reason that voltage multipliers are 
popular topologies used widely in energy harvesting systems. Researchers using the voltage 
doubler and its extensions are provided by [14] – [16]. 
 
Fig. 2.3 Greinacher voltage doubler. 
 
 
 Through cascading multiple stages of the Greinacher voltage doubler, a Villard (Cockcroft-
Walton) multiplier is generated. A typical two stage Villard multiplier is shown in Fig. 2.4. Since 
the Villard multiplier is constructed out of multiple doubler stages, the operation of the circuit is 
very similar. Each doubler stage shifts the DC operating point of the output voltage from the 
previous stage. The voltage gained from each stage is approximately equal to 2  so that the overall 
voltage is given by = �  (2.2) 
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where � is the number of stages [14]. The use and theory of the Villard multiplier can be found in 
[14], [15], [17], and [18]. In the case of [15], a full wave Greinacher multiplier is described and 
analyzed using steady state analysis techniques. 
 
Fig. 2.4 Two-stage Villard multiplier [19]. 
 
 A closely related, but functionally equivalent circuit to the Villard multiplier is the RF 
Dickson multiplier [19]. The RF Dickson multiplier is a variation of the traditional Dickson charge 
pump invented by John F. Dickson [20]. In Dickson’s original design, shown in Fig. 2.5, the 
Dickson charge pump acts as a DC-DC converter that uses two clocked complementary input lines 
to move charge down each stage of the circuit. By grounding the DC input signal and grounding 
one of the clock lines, the circuit can be converted into an RF rectifier. This modified version of 
the Dickson charge pump is shown in Fig. 2.6 and will be referred to as the Dickson multiplier for 
the remainder of the paper. The theory and analysis of the Dickson multiplier is similar to the 
original topology with many papers, [21] and [22] , referring to Dickson’s original formulations. 
The output voltage produced using the Dickson multiplier is the same as that produced by the 
Villard multiplier given in Equation (2.2). Despite their similarities, however, the different 
component configurations of the Dickson and Villard multipliers results in different input 
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impedances for each circuit. As noted by [19], the Dickson multiplier offers a lower input 
impedance than the Villard multiplier, which reduces the difficulty in designing an input matching 
network [17]. 
 
Fig. 2.5 Original Dickson charge pump [20]. 
 
 
Fig. 2.6 Two-stage Dickson multiplier [19]. 
 
 A notable work completed on the Dickson multiplier is given by [19] in which multiple 
Dickson multipliers were analyzed and optimized for varying regions of input power. Based on 
their results, it was shown that a seven-stage Dickson is ideal for input power levels less than 10.75 
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dBm, while a ten-stage Dickson is ideal for larger input power levels. Through using these rectifier 
designs together, their system became more robust to varying input powers and was able to power 
a Mica2 sensor mote. The results in [19] also indicate that peak rectifier efficiency increases as the 
number of stages is increased, but the peak efficiency shifts to increasing input powers. Moreover, 
as shown in simulation by [23], the rectifying efficiency at low powers for a given power may 
actually decrease with additional stages. Other works have experimented with various Dickson 
topologies such as five-stage multipliers [23], [24] and six-stage multipliers [25]. It is also argued 
by [23] that two-stage multipliers are ideal for low power conditions, and [26] presents the 
Resonant Dickson for a two-stage multiplier to increase efficiency. Therefore, previous Dickson 
multiplier designs indicate that the number of stages used is application dependent and varies upon 
the method of implementation. Further information relating to the Dickson multiplier can be found 
in [19] - [30]. For this work, two and seven-stage Dickson multiplier topologies will be explored 
as a compromise between the results of previous works. 
 
2.2 Rectifier Theory 
 When understanding the steady state behavior of charge pump circuitry, there are multiple 
methods of analysis that exist. Two of these methods include the use of explicitly calculating the 
time average of the signal waveforms [17], [22] and a careful analysis of the flow of charge through 
the circuity [30], [20]. The charge analysis approach from [30] is used here to gain a brief 
understanding of the dynamics of the system and how it converges to the steady-state output 
voltage equation originally provided by Dickson [20]. To begin, consider the first stage of the 
Dickson charge pump shown by the voltage doubler in Fig. 2.3. Let  be the period of the input 
RF signal into the rectifier. Also, assume each diode can be represented by an ideal switch, which 
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is complementary with respect to the other diode. Suppose for the time interval between 0 s and / ,  is forward biased so that the load capacitor � is providing an average load current of �, 
which is averaged over the entire period . Up to time / , the average charge delivered to the 
resistor is � ⁄ . For the second half of the cycle,  is forward biased allowing for the stage 
capacitor  to provide charge ∆  to � and charge � to its peak voltage. � then provides an 
average charge of � ⁄  to the load resistor. Note that this analysis assumes that the time for  to 
transfer charge to � is much smaller than ⁄  and implies ∆ = �  to satisfy steady state 
boundary conditions. Without a load, if �,  and ,  are the initial voltages across the load and 
stage capacitors at time 0 s and if �,  and ,  are their respective final voltages after a full period, 
then 
��, = , + �,  (2.3) 
, =  − ��, +  ∆  (2.4) 
�, =  �, � + ∆  (2.5) 
where ,  and �,  are the final charges on the capacitors. ��,  is the peak RF voltage where the 
input is assumed to be �� =  ��, cos � / . Solving the above system of equations and letting =  � will result in the recursive equation =  ��,  + − �+ �    (2.6) 
where  is an integer number of cycles. If  is assumed to equal ��, − �� + ��  to account 
for the load, then from [30] it is shown that 
=  ��, + ( −  �+ � ) ��, −  �+� � .   (2.7) 
11 
 
By letting  go to infinity and assuming the load capacitance is significantly greater than the stage 
capacitance, a steady state description of the output voltage for a single stage is =  ��, −  ��.   (2.8) 
This result is extended for a N-stage Dickson charge pump by the equation =  � ��, − − � − ��.   (2.9) 
which includes the ideal diode voltage drop [30].  
 Aside from the output voltage, it is also important to quantify the input impedance of the 
rectifier so that a matching network can be designed. This is done by assuming the equivalent 
circuit model of the rectifier is a shunt resistance  and capacitance  in parallel with each 
other [22], [5], [11]. The input resistance is defined based on the input power and is given as [31] 
=  ��� .   (2.10) 
The input capacitance is calculated as [30] =  �̅̅̅̅    (2.11) 
where ̅̅̅̅  is the average capacitance of the Schottky diode. It is interesting to note that  does 
not depend on the capacitance of the stage capacitors . As discussed in [23], stage capacitances 
at least as large as 1 pF have little effect on the rectifier’s performance at typical RF frequencies. 
This means that the rectifier’s performance is almost exclusively determined by the parasitic 
resistance and capacitance of the diodes.  Consequently, a rigorous analysis of the rectifier as in 
[17], [31], and [22] depends on a detailed understanding of the Schottky diode characteristics. A 
typical model of the Schottky diode used in most analysis in shown in Fig. 2.7, which consists of 
the diode’s series resistance with the junction resistance and capacitance [1]. [5] demonstrates that 
the reported junction resistance of the diode on most data sheets provides a good estimate of ̅̅̅̅  
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for calculating . Otherwise, for an accurate calculation of ̅̅̅̅ , the diode’s capacitance as a 
function of voltage must be used as in [31]. 
 
 
Fig 2.7 Equivalent circuit model of Schottky diode [1]. 
 
2.3 Matching Network Theory 
 Once the rectifier is designed, the next task is to develop an input matching network to 
minimize the reflected signal from the source, and thereby maximize the rectified power delivered 
to the load. Many different matching network topologies exist, both lumped and distributed, which 
are used in various RF harvesting systems. L-networks are a common example of a matching 
network and involve the use of an inductor and capacitor pair. In contrast, the Pi-network involves 
the use of three reactive components. This extra reactive component provides the Pi-network more 
design flexibility in terms of bandwidth [32]. Both of these matching networks can be implemented 
as either lumped or distributed topologies. Fig. 2.8 and Fig. 2.9 illustrate example lumped models 
for the L-network and Pi-network respectively. A general rule of thumb is that a lumped topology 
for either of these circuits should only be used if the length of the component is less than a tenth 
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of the operating wavelength [33]. Example applications of the L-network are shown in [11] and 
[32] with [18] providing an example of a Pi-network.  If the design requires a distributed network, 
other matching options exist such as the use of single-stub [32] and double-stub tuning [16].  Both 
of these options reduce fabrication complexity compared to lumped networks at the expense of 
device size and cost. A detailed description of matching stubs is given in [33]. For this work, the 
L-network is the chosen matching network topology due to its design simplicity as well as its 
ability to be designed with lumped components. Note that with an operating frequency of 5.8 GHz, 
the rule of thumb stated above is easily satisfied with the use of surface mount components. 
 The central concept of any matching network is to introduce components necessary to 
transform the load impedance to match the conjugate of the source impedance. Suppose the source 
impedance is equal to a transmission line characteristic impedance of  and that the complex load 
impedance is given by 
� = � + � (2.12) 
where � and � represent the load’s resistance and reactance respectively. Depending on the 
relative size of � compared to , there exists two unique design configurations with each case. 
In the case that � <  , the topology shown in Fig. 2.8 must be used to guarantee a solution 
exists for  and  [33]. Following the analysis of [33], if matching is achieved, then 
= +  � + +  � . (2.13) 
Separating the real and imaginary parts of each side of Equation (2.13) and setting the 
corresponding components equal to each other, the values for  and  are given as =  ±√ � − � −  � (2.14) 
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=  ± √ � − � / �. (2.15) 
An important observation form Equation (2.14) and Equation (2.15) is that two solutions exists. 
One will result in a series inductance with a shunt capacitor, and the other will be a shunt inductor 
with a series capacitor. Depending on the application, one configuration may be more 
advantageous than the other. While either choice would work for the Dickson multiplier, the series 
inductor and shunt capacitor was the decided matching network since the resulting topology is 
similar to the Resonant Dickson [27]. Since it was shown previously that the real part of the input 
impedance of the rectifier is dependent primarily on the series resistance of the Schottky diode, 
the case when � >   will not occur using a typical value of 50 Ω for . For this reason, the 
analysis for this condition will not be considered. 
 
Fig 2.8 L-network for � <   [33]. 
 
 




 The L-matching network not only serves as a method of impedance matching, but it also 
provides voltage gain. Using Fig. 2.10 as a reference, the input impedance of the rectifier will be 
considered as the load driven by the matching network. The voltage across the rectifier input 
impedance can be derived by first treating the inductor and rectifier input impedance as a voltage 
divider. Thus, the gain of the matching network  is given as 
, =  , =  + � (2.16) 
where  is the output voltage of the matching network, ,  is the matching network input 
voltage,  is the rectifier input impedance, and � is the impedance of the inductor. Writing out 
the real and imaginary portions of the impedances and taking the absolute value of the gain, the 
results is 
| , | =  √ +√ + �� +  . 
(2.17) 
By using Equation (2.14) where =  ��, Equation (2.17) can be reduced to 
| , | =  √ +√ . 
(2.18) 
Recall that in deriving Equation (2.18), the input voltage into the matching network ,  was 
used. ,  can be written in terms of the supply voltage from the antenna ,  as 
, =  , , (2.19) 
which is true under matched conditions. Thus, the gain of the multiplier with respect to the antenna 
input voltage is 
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| | =  √ +√ . 
(2.20) 
If  is small, Equation (2.20) reduces to the gain equation given in [5] and [11]. 
 Recall that the rectifier consists of primarily Schottky diodes and capacitors. Since the 
Schottky diodes are nonlinear devices, the rectifier circuit will also be nonlinear [34]. The result 
is that the voltage gain of the matching network changes the performance of the rectifier compared 
to when the rectifier is driven by only the antenna. Consequently, the design of the matching 
network cannot be based on the measured input impedance of the rectifier alone. Instead, the valid 
input impedance of the rectifier can only be measured and used for the design of the matching 
network when the matching network is attached to the rectifier. This presents a design challenge, 
which can be remedied by source pull techniques or by parametric analysis. For example, a 
parametric sweep can be done over various values of the matching capacitance and inductance to 
determine a desirable matching network. 
 





2.4 Rectifier Design and Simulation 
 Advanced Design System (ADS) [35] was used to design and simulate different Dickson 
multiplier topologies using harmonic balance techniques. In particular, a two-stage, four-stage, 
and seven-stage Dickson multiplier will be considered using the HSMS-2860 Schottky diode. The 
two-stage Dickson multiplier is also extended to a similar two-stage Dickson multiplier with an L-
matching network at the multiplier’s input. Fig. 2.11 shows the rectified output voltage for each 
of these rectifier topologies as a function of input power. Note that for all plots shown, data was 
collected using a load resistance of 32930 Ω, which will be shown later to be the optimal load 
resistance for the two-stage Dickson multiplier. In all cases, the output voltage increases with 
increasing input power until the reverse break down voltage of the Schottky diodes is exceeded. 
The output voltage curves are then relatively constant for the remaining power levels. In addition, 
Fig. 2.11 shows that the maximum rectified output voltage increases with the number of stages. 
At powers less than 0 dBm, however, increasing the number of stages leads to lower rectified 
output voltages. This is a reflection of the fact that larger input voltages are required to forward 
bias the Schottky diodes used in additional stages. Since the L-matching network provides a gain 
according to Equation (2.20), it is expected that the use of a matching network would improve the 
output voltage of the rectifiers for low power levels. This expectation is observed with the two-
stage multiplier using the L-matching network, which provides approximately the same output 
voltage with an input power of 0 dBm as the regular two-stage multiplier with an input power of 
10 dBm. The increase in rectified output voltage provided by the matching network helps motivate 




Fig. 2.11 Output DC voltage as a function of input power for multiple Dickson multipliers. 
 
 Another metric of evaluating rectifier performance is to measure the magnitude of the 
reflection coefficient or S11 parameter. The design goal is to minimize the reflection coefficient of 
the rectifier so that the power delivered to the rectifier is maximized in order to improve the overall 
harvesting efficiency. Fig. 2.12 displays the measured S11 parameters for all rectifiers excluding 
the matched two-stage rectifier, which is shown separately in Fig. 2.13. Without the use of a 
matching network, the reflection coefficient for all rectifiers is larger than -1 dB. The use of the 
matching network on the two-stage rectifier improves the reflection coefficient at 5.8 GHz from -
.5 dB to -21 dB. Thus, it can be concluded that the use of the L-matching network improves the 




Fig. 2.12 Magnitude of S11 for two, four, and seven-stage multipliers without a matching 
network. 
 




 The final method used to judge the performance of the rectifiers is to measure the rectifier 
efficiency defined as 
=  � . (2.21) 
Fig. 2.14 illustrates the calculated efficiencies for all rectifiers. The seven-stage rectifier provides 
the largest peak efficiency of approximately 40% for input powers greater than 10 dBm. In 
contrast, excluding the matched two-stage rectifier, the regular two-stage rectifier offers the 
highest efficiency for powers less than 0 dBm. From these results, there are two important 
observations. First, increasing the number of stages results in higher peak efficiencies. The other 
is that this peak efficiency shifts to higher input power levels as additional stages are added. As 
discussed in [19], this behavior implies the efficiency of the rectifier can be optimized by choosing 
the appropriate number of stages for the desired operating power range.  
 Fig. 2.14 also shows that the matched two-stage rectifier provides the highest peak 
efficiency of 61% at approximately 0 dBm input power, and provides the same efficiency as the 
seven-stage rectifier at lower power ranges. Due to this increase in performance and because the 
target input power range for harvesting is less than 0 dBm, the two-stage Dickson multiplier with 
an L-matching network is the desired topology. 
 As stated previously, the Schottky diodes make the Dickson multiplier a nonlinear circuit 
so that the available input voltage affects the multiplier’s input impedance. This makes the task of 
designing the input matching network analytically more complicated compared to linear circuits 
due to the gain of the matching network. One solution to designing the matching network is to 
perform a parametric sweep across the inductor �  and capacitor component values for the 
matching network while connected to the input of the rectifier. In addition, it is important to 
determine the optimal load �of the rectifier to maximize the efficiency. Since the load influences 
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the input impedance, a parametric sweep is also performed over varying load resistances. Fig. 2.15 
displays the results of the parametric sweep with an input power of 0 dBm in which each curve is 
the efficiency over � for a specific pair of �  and  values. By picking the curve that offers the 
largest efficiency, the optimal load is determined to be 32930 Ω with �  and  values of 3.7 nH 
and 1 pF respectively. Fig. 2.16 illustrates the corresponding schematic of the matched two-stage 
Dickson multiplier that was simulated in ADS. 
 
 















2.5 Testing and Results 
 Throughout the design process, multiple Dickson charge pumps were explored. All 
fabricated boards used the HSMS-2860 diode. The first charge pump designed was a four-stage 
Dickson multiplier constructed on a breadboard with 30 pF stage capacitors and a 100 nF load 
capacitor. Since the diodes are surface mount devices with a SOT23 package, SOT23 to DIP 
converters were used to interface the diodes to the breadboard. Fig. 2.17 illustrates the fabricated 
four-stage rectifier. The test setup consisted of a model 845 BNC microwave/RF signal generator 
to provide input power into the rectifier and a model 2831E BK precision digital multimeter to 
measure the output voltage. A photograph of the test setup is shown in Fig. 2.18 where the output 
voltage is being measured across the load capacitor. 
 
 






Fig 2.18 Equipment setup for the four-stage Dickson multiplier voltage measurements. 
 
 Data was acquired without using a load resistor at the output and by measuring the voltage 
across the load capacitor for varying input power levels. A power range from -25 dBm to 15 dBm 
was used to ensure that the reverse breakdown voltage of the diodes was not exceeded. The output 
voltage was measured across this power range in increments of 5 dBm. Fig. 2.19 illustrates the 
measured and simulated rectified voltages as a function of power for the four-stage Dickson 
multiplier. Notice that the curve for the measured results follows a similar behavior as the curve 
for the simulated results. However, the measured rectified voltages deviate from the simulated 
rectified voltages by at most a factor of 63 for power levels greater than 0 dB. A contributing factor 
that might explain this deviation is the unmodeled parasitic effects of the breadboard. Another 
factor may be that the operating frequency of 5.8 GHz is on the edge of the intended operating 





Fig 2.19 Measured and simulated results for the four-stage Dickson multiplier. 
 
 
 Further experimentation was performed to understand how the rectified voltage changes as 
a function of distance between the rectifier and a transmitter. This was accomplished using the 
experimental setup shown in Fig. 2.20 in which quarter-wave swivel type dipole antennas were 
used to transfer power between the generator and rectifier. All measurements were taken using a 
generator power of 15 dBm. Starting at 5 cm, the rectified voltage was measured in increments of 
5 cm up to a final separation distance of 30 cm. The measured rectified voltages are provided in 
Fig. 2.21. Since the separation distance is small relative to the Fraunhofer distance, the response 















 The next rectifier that was constructed was a seven-stage Dickson multiplier shown in Fig. 
2.22. The capacitance of the stage capacitors was 33 pF and the load capacitor was 10 pF. The 
PCB layout was done using Cadsoft Eagle [36]. As with the four-stage multiplier, the rectified 
voltage was measured for varying input power levels using the same experimental setup. A load 
resistor of 1 MΩ was placed across the load capacitor, and the rectified voltages in Fig. 2.23 were 
measured. This experiment was performed three times using two identical SMA cables (as in Fig. 
2.18) and a direct connection to the RF generator. Despite using identical cables, the results 
obtained differed with the second cable providing a higher rectified voltage. Note that it was 
suspected that the first cable used was defective, which was the reason for using the second cable. 
When connecting the rectifier directly to the input of the RF generator, a higher rectified voltage 
was obtained for all power level relative to the results observed using the cables. This suggests 
that the cables introduce loss that increases with increasing input power. The rectified voltage was 
also measured using the wireless experiential setup shown in Fig. 2.20 with a generator power of 
27 dBm. The observed data for the wireless experiment is illustrated in Fig. 2.24. It is suspected 
that better results will be achieved using antennas with higher gain such as a patch antenna. 
 









Fig 2.24 Rectified voltage as a function of separation distance from transmitter for the seven-




 Using the same design techniques as the seven-stage Dickson multiplier, a two-stage 
Dickson multiplier was fabricated, which is shown in Fig. 2.25. 33 pF stage capacitances were 
used along with a 10 pF load capacitor and 33 kΩ load resistor. The load resistance was chosen 
based on the parametric ADS simulations in Fig. 2.15, which suggest that 33 kΩ is the optimal 
load resistance to maximize the efficiency of the rectifier when using a matching network. The 
simulated and measured rectified output voltages for varying input power levels is provided in Fig. 
2.26. The input power range was chosen to prevent exceeding the reverse breakdown voltage of 
the diodes. As with the four-stage Dickson, the behavior of the measured voltage curve is similar 
to the simulated voltage curve despite the measured voltages deviating from the simulated voltages 
by a factor of at most 66 for input powers greater than 0 dBm. This is likely the result of parasitic 
effects introduced by the PCB board, which were not accounted for in the ADS simulation. 
 
 





Fig 2.26 Measured and simulated results for the two-stage Dickson multiplier. 
 
 The rectified output voltages for each of the three rectifiers considered are plotted together 
in Fig. 2.27. As expected, the seven-stage rectifier provides the largest rectified voltage for all 
power levels greater than -15 dBm. Note that this does not imply that the seven-stage multiplier is 
ideal for harvesting power. To evaluate the performance of the rectifiers properly, their efficiencies 
as defined by Equation (2.21), must be compared. Due to the low rectified voltages obtained, this 
analysis is postponed until the rectifiers can be designed to deliver voltages that are comparable to 
simulated results with a load resistance. The next improvement to the presented rectifiers is to 
include an input matching network. Fig. 2.28 provides a photograph showing the fabricated two-
stage Dickson multiplier with a matching network corresponding to the performed parametric 















PATCH ANTENNA ARRAY DESIGN 
3.1 Patch Antenna Design 
 
 An energy harvester can be broken down into two fundamental subsystems. The first is 
responsible for energy capture, and the second is needed to convert the energy into a useable form. 
In wireless RF energy harvesting, the first subsystem is implemented with the use of receiving 
antennas. The types of antennas used should have a reasonable gain and should be designed for 
the target operating frequency. With the rapid development of printed circuit board technology 
since 1980, a popular choice for an energy harvesting antenna is a microstrip patch antenna. This 
type of antenna consists of two parallel planar metal conductors separated by an insulator. One 
conductor is usually smaller than the other with the larger conductor serving as the ground plane. 
The smaller conductor is responsible for the radiation and is usually smaller than the ground plane 
by a factor greater than six times the substrate thickness. [37]. Multiple types of patch antennas 
exist using varying geometries such as rectangular, circular, or triangular patches [38]. For this 
paper, only the rectangular patch antenna will be considered. The popularity of patch antennas is 
the result of their large gain relative to dipoles, inexpensive cost, design simplicity, and their 
radiation pattern. Some drawbacks of patch antennas include a narrow bandwidth, low power 
capabilities, and poor efficiency [38]. In the field of wireless RF energy harvesting, the gain 
afforded by patch antennas makes them ideal for capturing low power signals. Example harvesting 
systems that utilize patch antennas can be found in [10] and [21]. 
 Multiple analysis techniques exist for patch antenna design such as the transmission-line 
model, the cavity model, and full wave analysis. In this paper, only the transmission-line model 
will be presented where other techniques can be found in [38]. The transmission-line model 
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represents the patch antenna as two parallel radiating slots separated by the patch length. These 
slots are the result of the fringing fields that exist at the edges of the patch. The first step in the 
design of a microstrip patch using the transmission-line model is to determine the appropriate 
width of the patch. According to [38], the preferred width is given as 
=  √� +  (3.1) 
where  is the speed of light in vacuum,  �  is the relative permittivity of the substrate, and   is 
the operating frequency. Since the fringing fields of the patch antenna extend out of the substrate 
and into the air, it is necessary to determine an effective dielectric constant. The effective dielectric 
constant treats the antenna as if all the fields were contained within a homogeneous substrate. From 
[38], the effective dielectric constant is 
� =  � + +  � − [ + ℎ ]− /  (3.2) 
for ℎ >  where ℎ is the thickness of the substrate.  
 Usually, the parameters � , ℎ, and  are specified as design constraints with only the width 
 and length � of the patch to be determined. The length of the patch is dependent on the width, 
which is why it must be calculated first. Without fringing fields, the ideal length of the patch for a 
resonant wavelength of  is / . However, with fringing fields, the apparent electrical length of 
the patch is larger than the physical length. This means that the patch must be designed with a 
length smaller than /  in order to achieve resonance. Let ∆� be the additional length contributed 
by the fringing fields from each side of the patch [38]. The effective length of the patch is then � = � +  ∆� (3.3) 
where ∆� is given as [38] 
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∆� = . ℎ (� +  . ) ℎ + .(� − . 8) ℎ + .8 . 
(3.4) 
Given ∆� and knowing that �  should be / , the physical length of the patch is 
� = √� � −  ∆� (3.5) 
where �  and  are the permittivity and permeability in vacuum. For a patch antenna designed 
using 62 mil Rogers duroid 5880 with a relative permittivity of 2.2 for 5.8 GHz, the above 
procedure yields a patch antenna with a width of 20.43 mm and a length of 16.49 mm. Note that 
the above design procedure is only valid for the dominant TM010 mode of the patch antenna. 
 The final design consideration is how to deliver energy to the patch. Various feed 
techniques exist such as the inset microstrip feed, coaxial feed, and the aperture-coupled feed. For 
this work, the coaxial feed is used due to its design simplicity despite its narrow bandwidth [38]. 
The key consideration in using a coaxial feed is where it should be placed on the patch in order to 
achieve the appropriate input impedance for matching. With the coaxial feed at the midpoint of 
the patch width, the input impedance of the patch can be tuned by adjusting the location of the feed 
point relative to the patch center. The input impedance of the patch decreases as the feed point 
moves towards the center and increases as the feed point moves towards the edge [38]. The exact 
location of the feed is usually determined experimentally. As shown later, the feed point for the 
designed patch was found to be 5 mm from the edge using a parametric sweep in HFSS. 
 As part of the patch design, it is necessary to calculate the dimensions of the coaxial cable 
needed for the correct characteristic impedance . The dimensions of interest are the radius of the 
pin  and the inner radius of the ground shield . From [32], the inductance and capacitance for a 
cable 1 m long is given by 
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� =  � ln  (3.6) 
=  ��′ln  (3.7) 
where  and �′ is the permeability and real part of the permittivity of the insulator between the 
conductors respectively. Using these equations and the fact that [32] 
= √�  (3.8) 
for a lossless transmission line, the ratio of /  can be determined as 
=  � √ ��′ . (3.9) 
Since .65 mm is the typical pin radius for SMA panel mounts with a characteristic impedance of 
50 Ω, an inner shield radius of 1.5 mm is calculated using Equation (3.9). These were the 
dimensions used for the patch simulation and design. 
 The patch antenna was designed and modeled using HFSS. Using the 3D and 2D 
components available in HFSS, the patch shown in Fig. 3.1 and Fig. 3.2 was created. The ground 
plane and patch surface were created using rectangles and were assigned finite conductors with 
the conductivity of copper for the material. A rectangular box was used for the substrate with 
Rogers duroid 5880 for the material. Finally, different sized copper cylinders were used to model 
the pin and ground shield of the coaxial connector. The pin of the coaxial connector was only 
allowed to touch the patch surface by subtracting an area equal to the inner coaxial radius from the 
ground plane and substrate. The ground shield of the coaxial connector was terminated at the patch 



















 The simulation setup consisted of first specifying the solution type. In this case, the solution 
type of “Modal” was selected. According to the HFSS documentation [39], the “Modal” solution 
type is desirable for simulating passive and high-frequency microstrips and for calculating the S-
parameters using reflected and incident powers. Another important element of the simulation setup 
was the patch excitation. As shown in Fig. 3.4 and Fig. 3.5, the patch was excited by using a 
“Lumped Port” on the coaxial connector. This was accomplished by drawing a circle equal to the 
inner diameter of the coaxial ground shield and placing it at the top of the connector centered on 
the pin. The integration line for the excitation was drawn from the pin to the ground shield. The 
reason for choosing a “Lumped Port” excitation is that is that it serves as a mechanism, such as a 
lumped impedance or source, that can be used for S-parameter measurement or for excitation that 
is analogous to exciting or measuring a transmission line [39]. The final major step in the 
simulation setup was to draw a box centered around the patch and wide enough so that the distance 
between the patch and the box edge is at least .125 wavelengths [39]. The material of this box was 
assigned to be vacuum, and the box was assigned to have a hybrid finite-element boundary-integral 
(FE-BI) boundary.  
 
 





Fig. 3.5 Close up of the excitation of the patch showing the integration line. 
 
 
 Not only does the location of the feed point affect the input impedance of the patch, but it 
also influences the resulting resonant frequency. This means the patch dimensions and the feed 
point must be chosen together to optimize the patch design. Since the feed point is usually 
determined experimentally, the optimal patch dimensions must be found experimentally as well. 
Thus, three different parametric studies were performed to design the patch. The first parametric 
study performed a sweep over the length, width, and feed offset from the edge. The length was 
varied from 13 mm to 22 mm, the width was varied from 18 mm to 25 mm, and the feed offset 
was varied from 3 mm to 8 mm. All parameters were varied in 1 mm increments. The performance 
of each simulation was judged by the magnitude of S11 and the resonant frequency. Fig. 3.6 
illustrates the results of this study. Each group of curves represents curves with the same patch 
length. The resonant frequency for each collection of curves increases as the patch length decreases 
as expected. From these results, two additional parametric studies were performed. The results of 
the second study are shown in Fig. 3.7, which is identical to the first study except the patch length 
was varied from 14 mm to 18 mm with increments of .25 mm. These results were used to perform 
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a more detailed parametric study shown in Fig. 3.8. In this case, the length was varied from 15 mm 
to 16 mm in increments of .05 mm, and the width was varied from 18 mm to 25 mm in increments 
of .1 mm. Since the available manufacturing precision for the feed point is about 1 mm, the feed 
offset was tested at only 4 mm and 5 mm. The result of this study is a patch design that operates 
at 5.8 GHz with a reflection coefficient of -40.34 dB. The dimensions of this patch are 15.55 mm 
for the length, 18 mm for the width, and a feed offset of 5 mm. Fig. 3.1 shows the final patch with 
these dimensions. 
 








Fig. 3.8 Magnitude of S11 for the final parametric study for the patch design in HFSS. 
 
 
 Once the results of the parametric study were used to design the final patch, various types 
of simulation data were acquired to characterize the patch. Fig. 3.9 displays the magnitude of S11, 
which shows a center frequency of 5.8 GHz with a reflection coefficient of -40.34 dB. The 90% 
power or 10 dB bandwidth is also shown to be approximately 220.7 MHz. Fig. 3.10 shows the 
total realized gain of the patch as a function of frequency. At 5.8 GHz, the expected gain of the 
patch is 7.77 dB. Note that this is a significant improvement compared to the gain of a dipole with 
2.15 dB [40]. The total realized gain is also shown as 2D and 3D radiation plots.  Fig. 3.11 
illustrates the 3D patch radiation pattern, and Fig. 3.12 shows the 2D patch radiation pattern. For 
Fig. 3.12, the gain is shown for the 0o and 90o cuts of the azimuthal angle Phi as a function of the 
polar angle Theta. The lack of symmetry shown for the 90o cut is a result of the asymmetry of the 
feed point in the y-z plane.  Finally, Fig. 3.13 and Fig. 3.14 show the magnitude of the electric 
field for front and side views of the patch respectively, and Fig. 3.15 illustrates the patch surface 
current. For Fig. 3.13 in particular, it is evident that the magnitude of the electric field is strongest 
at the patch edges along the width of the patch. This result is expected since the fringing fields 
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from these edges are responsible for the patch radiation. Fig. 3.15 also provides insight by 
illustrating that the same patch edges have very little surface current, which increases towards the 
center of the patch. This result explains why the patch input impedance decreases as the feed point 
is moved closer to the center of the patch and increases towards the patch edge. 
 
 















Fig. 3.12 2D radiation plot showing the total realized gain patterns for the designed patch in the 














Fig. 3.15 Magnitude of the electric surface current density on the designed patch (top view). 
 
 
3.2 Antenna Array Design 
 
 In order to improve the efficiency of the energy harvester, it is important to increase the 
gain of the antenna. One way to accomplish this is to use an array of antennas. In the case of a 
uniform array, the maximum gain is multiplied by the number of elements in the array. Moreover, 
the use of an antenna array allows for beamforming, which offers an additional degree of freedom 
to optimize the harvester performance. For this work, an eight-element linear array for 5.8 GHz 
was designed using HFSS. The antenna elements of the array are rectangular patch antennas spaced 
a half wavelength apart and are identical to the individual patch antenna discussed previously. The 
simulated linear patch array is shown in Fig. 3.16. Since the array design was based on the 
individual patch, the same procedure and project variables were used in setting up the simulation 
45 
 
parameters in HFSS. Fig. 3.17 shows the simulated reflection coefficients for each of the eight 
ports, which are approximately the same. This observation implies that there is little mutual 
coupling between the elements. 
 






Fig. 3.17 Magnitude of the reflection coefficients for each port of the array. 
 
 
 The use of a linear uniform antenna array increases the directionality of the harvester, and 
allows for greater capabilities such as beam scanning. The radiation characteristics of the harvester 
can be improved further through using an array with weighted elements to reduce undesirable 
radiation side lobes. Since the linear array samples the incident signal spatially, the array can be 
understood as a spatial filter. Thus, just as the weights for a temporal digital filter are chosen to 
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improve the passband and stopband of the filter’s frequency response, the same process is 
performed for the array. This means that the same weights used for a digital filter can be used to 
specify a desired radiation pattern where the weights describe the relative voltages or powers 
radiated by each element. A popular choice for the weighting used in antenna arrays is a Taylor 
taper. Using the process outlined by [38], the weights for the Taylor taper were calculated. The 
process consists of first solving for the constant  such that cosh � =   (3.10) 
where  is the voltage ratio between the main lobe and sidelobes. For a 20 dB Taylor taper,  is 
.1. Once  is determined, the scaling factor � is calculated by 
σ =  ̅√ +  ̅ −   (3.11) 
where ̅ is a constant used to ensure that the height of the sidelobes is constant. For the Taylor 
taper used for the designed array, ̅ was set to 4. The scaling factor � helps improve the positioning 
of the nulls in the radiation pattern [38]. The next step is to use  and � to calculate the location 
of the nulls. The location of the ℎ null is 
=  ±��√ +  ( − )  (3.12) 
for ≤ <  ̅. These null locations are then used to calculate the space factor �  given as 
SF u = sin ∏ [ − ]̅−=∏ [ − � ]̅−=  . 
(3.13) 
Finally, the weighs of the array for elements as a function of their location z along the source 
length  are  
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W z = | + ∑ � �  �  �̅−= | . (3.14) 
The calculated weights using this procedure are shown in Table 3.1. 
Table 3.1  20 dB Taylor voltage weights used for eight-element array 
Element Number 1 2 3 4 5 6 7 8 
Weight .6013 .6694 .8765 1.000 1.000 .8765 .6694 .6013 
 
 
 The use of the Taylor taper allows for the reduction of the array’s sidelobes. This is 
illustrated in Fig. 3.18 and Fig. 3.19, which show the 2D radiation plots for each taper for Phi 
angles of 0o and 90o.  Comparing the two plots, it is evident that the 90o cuts for the uniform and 
Taylor tapers are identical. The 0o cut, however, shows that the sidelobes for the Taylor taper are 
approximately 9 dB lower than the uniform taper with the tradeoff of a wider main lobe. The 3D 
radiation pattern using the Taylor taper is shown in Fig. 3.20. In addition, Fig. 3.21 and Fig. 3.22 
show the electric surface current densities for the uniform and Taylor tapers respectively. The 
voltage weights used for the Taylor taper are reflected in the varying magnitudes of the electric 
surface current. 
 
Fig. 3.18 2D realized gain patterns for the uniform taper patch array in the x-z (Phi = 0o) and y-z 




Fig. 3.19 2D realized gain patterns for the 20 dB Taylor taper patch array in the x-z (Phi = 0o) 
















Fig. 3.22 Magnitude of the electric surface current density for the Taylor taper patch array. 
 
 
3.3 Array Scanning 
 
 The operation of a � element linear array can be understood by considering the 
superposition of the received radiation from each element. Let θ be the angle with respect to the 
array boresight and � be the azimuthal angle with respect to length of the array (x-axis). A plane 
wave from the direction specified by θ and � will be sampled by each of the elements. Since the 
incident radiation is not necessarily at boresight, each element will sample the radiation pattern at 
different phases for a particular sample time. Suppose the phase reference is defined as the phase 
sampled by the first element at one end of the array. The phase for the ℎ element is − sin � where  is the wavenumber and  is the element spacing. Representing the plane 
wave as a complex exponential, the superposition of the sampled signal from each element, known 
as the array factor, for a linear array is 
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AF θ, ϕ =  ∑ � − si � c s �− ��−=  (3.15) 
where �  is the ℎ element weight and  = sin � cos � , which is an additional phase term 
that can be used to steer the main lobe of the radiation to a direction specified by θ  and �  [38]. 
For ϕ = 0o, �  = 30o, and �  = 0o, the array factor for an eight-element linear array is shown in Fig. 
3.23.  
 
Fig. 3.23 Array factor for linear eight-element array for uniform and 20 dB Taylor tapers. 
 
 
 For the simulated array with a 20 dB Taylor taper, the main beam was steered to an example 
angle of 30o by an additional phase added to each element calculated by = sin �  where  
is equal to one half-wavelength. This is illustrated in the 2D radiation plot and 3D radiation plot 
shown in Fig 3.24 and Fig. 3.25 respectively. Fig. 3.26 also shows the magnitude of the electric 




Fig. 3.24 2D radiation plot showing the total realized gain pattern for the 20 dB Taylor taper 
patch array in the x-z (Phi = 0o) and y-z (Phi = 90o) planes scanned to 30o. 
 
 
Fig. 3.25 3D radiation plot of the 20 dB Taylor taper patch array showing the total realized gain 





Fig. 3.26 Magnitude of the electric surface current density for the 20 dB Taylor taper patch array 
























FEED NETWORK DESIGN 
4.1 Design Specifications 
 
 The purpose of this chapter is to describe the design and simulation of a RF feed network 
that will drive the phased array antenna for the energy harvester. More specifically, a single output 
eight-input feed network is designed, which is based on unequal and equal split T-junction power 
dividers with an operating frequency of 5.8 GHz. This feed network will serve as the mechanism 
of delivering the appropriate element weighting to the antenna array. In this case, the power 
distribution across all eight input ports is described by a 20 dB Taylor taper in order to reduce the 
sidelobes of the array’s radiation pattern.  
 The T-junction based feed network is to be designed with 31 mil thick microstrip 
transmission lines using Rogers 5880 duroid laminate. All ports are to be matched to 50 Ω using 
quarter-wave transformers. The entire design is to fit in a 10 in by 16 in region due to 
manufacturing constraints. The element spacing of the array must be equal to one half-wavelength. 
To ensure that the design will conform to these parameters, it is necessary that the design frequency 
be greater than 2.58 GHz. For possible applications with Wi-Fi, a frequency near 5.8 GHz will be 
selected. A benefit of choosing this frequency is that it lies within the ISM band, which provides 
more freedom in frequency use and applications. The power distribution for the eight input ports 
was chosen to be a 20 dB Taylor taper with relative voltages given by Table 3.1. Fig. 4.1 illustrates 







Fig. 4.1 Diagram of single output and eight-input feed network. 
 
 
4.2 Feed Network Theory 
 
 The proposed feed network is constructed with multiple T-junction power dividers. This 
means that the theory for the feed network can be understood by considering the operation of a T-
junction power divider, which is a result of reciprocity. T-junction power dividers are one of the 
most commonly used power dividers due to their simplicity and theoretical lossless properties. In 
terms of design, a T-junction power divider can be constructed using three transmission lines with 
different characteristic impedances. Suppose  represents the characteristic impedance of the 
input transmission line and  and  represent the characteristic impedances of the output 
transmission lines. Since it is desired to match the input port to prevent reflections from the outputs, 
= +   . (4.1) 
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Note that this equation neglects any phenomena resulting from the discontinuities that may exist 
at the junction [33]. The power at each output port can be written as 
=  . (4.2) 
where n represents the port number. Given desired powers for both output ports, the required 
characteristic impedances can be found as 
= +  . (4.3) 
Using these equations, the characteristic impedances for the feed network shown in Fig. 4.1 were 
determined. At the input, output, and between each section of the power divider, quarter-wave 
transformers are used to transform the impedance. Given two transmission lines of different 
characteristic impedances (  and ), a quarter-wave transformer can be designed to match the 
two lines using the relation = √  (4.4) 
where  is the characteristic impedance of the quarter-wave transformer [33]. 
4.3 Feed Network Design and Simulation 
 The design and simulation of the power divider was done using Advanced Design System 
(ADS). The lengths and widths of the transmission lines used were determined using the built-in 
LineCalc utility. The design process consisted of designing each of the four T-junction power 
dividers or stages individually. When completed, each stage was added to the overall design and 
simulated. The tuning feature in ADS was used on the lengths of each line (except for the quarter-
waves) to achieve the desired response. Please note that the output port will always be referred to 
as port 1 for each section/stage of the feed network. The same is true for the input ports, which 
will be designated by port 2 and port 3. In all figures for this chapter, port 2 will always be the top 
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input port. Also, for most of the analysis and design, the feed network will be interpreted as a 
power divider. Thus, the function of the ports (input or output) is switched so that there is a single 
input with eight outputs.   
 The first stage of the power divider is an equal split T-junction power divider. A 
characteristic impedance of 35 Ω was used for the input transmission line. This impedance was 
chosen to ensure that the output characteristic impedances were large enough to prevent 
unrealizable line widths. A quarter-wave transformer was also used at the input to step down the 
original 50 Ω impedance to 35 Ω. In the same way, output quarter-wave transformers were used 
to match the outputs to 50 Ω. Equation (4.4) was used to find the characteristic impedance of the 
input and output quarter-wave transformers, which were 41.83 Ω and 59.16 Ω respectively.  
 Since the divider is equal split, the power at each output must be -3 dB below the input 
power. Using this information along with Equation (4.3), the characteristic impedances of the 
output transmission lines were found to be 70 Ω. The lengths of the lines are arbitrary and were 
tuned to reduce the footprint of the design without reducing performance. The bends in the power 
divider were implemented with the MCURVE component. Like the lengths, the radius for each 
output port was tuned to balance performance with footprint. In general, a larger radius 
corresponded to a lower value of S11 and yielded more consistency between schematic and 
momentum simulations. Thus, larger radius values were usually preferred over a smaller design. 
Fig. 4.2 shows the T-junction power divider used for stage 1 and Table 4.1 provides the simulated 






Fig. 4.2 First stage of power divider. 
 
 
Table 4.1  Stage 1 forward transmission coefficients at 5.8 GHz 
Port Number Expected (dB) Schematic (dB) Momentum (dB) 
2 -3 -3.134 -3.386 
3 -3 -3.134 -3.386 
 
 
 A similar process as the first stage was used to design the power divider for the second 
stage. The main difference, however, is that this power divider is unequal. The desired power 
levels for each output, port 2 and port 3, are given as -5.03 dB and -1.63724 dB respectively. These 
values were obtained by using the 20 dB Taylor taper voltages in Table 3.1. Let  be the voltage 
at port  for the final design shown in Fig. 4.1. Then the output powers for the second stage relative 
to port 1 of the second stage are calculated as  
( ) = log ++ + +  (4.5) 
and 
( ) = log ++ + + . (4.6) 
 Based on the calculated power values, the characteristic impedance for the outputs port 2  
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and port 3 are 94.88 Ω and 43.445 Ω with a characteristic impedance of 29.8 Ω at port 1. The input 
impedance at port 1 was chosen so that port 2 would remain realizable for fabrication while 
ensuring that port 3 did not have a line that was too wide. The thickness of port 2 is 30 mil. With 
foresight that the third stage power dividers will use an input characteristic impedance of 30 Ω, 
the small thickness of port 2 presents a problem. The width corresponding to 30 Ω is 192.64 mil. 
Thus, a direct connection between port 2 of stage 2 to port 1 of the top power divider of stage 3, 
even through a quarter-wave, would cause the momentum simulation to deviate from the schematic 
simulation due to the large discontinuity in line widths. This issue was resolved by using three 
cascaded quarter-wave transformers to unite the two ports. The quarter-wave transformers 
eliminate the large discontinuity in widths by each quarter-wave increasing in size. Note that an 
additional quarter-wave is temporarily used at the outputs of the stage 2 power divider to match 
the outputs to 50 Ω. Fig 4.3 shows the complete power divider for stage 2 and Table 4.2 provides 
the simulated forward transmission coefficients. The length of the divider is 3.3 in with a spacing 
of  between the output ports. 
 
 





Table 4.2  Stage 2 forward transmission coefficients at 5.8 GHz 
Port Number Expected (dB) Schematic (dB) Momentum (dB) 
2 -5.030 -5.380 -4.953 
3 -1.637 -1.711 -2.104 
 
 
 Stage three consists of two different power dividers that are each connected to port 2 or 
port 3 of stage 2. In the first case (3.a), the required powers are given as  
( ) = log +  (4.7) 
and 
( ) = log + . (4.8) 
These equations provide the relative power levels of -3.5 dB for port 2 and -2.57 dB for port 3. 
Choosing an input characteristic impedance of 30 Ω, the required output port characteristic 
impedances are 67.18 Ω and 54.21 Ω for ports 2 and 3 respectively.  
 For the other stage 3 power divider (3.b) connected to port 3 of stage 2, the required powers 
are given as  
( ) = log +  (4.9) 
and 
( ) = log + . (4.10) 
This gives the relative powers of -3.62 dB and -2.48 dB for ports 2 and 3 respectively. Like the 
other divider, an input characteristic impedance of 30 Ω was used, which required an output 
characteristic impedance of 69 Ω for port 2 and 53 Ω for port 3.  
 Fig. 4.4 shows the power divider connected to port 2 of stage 2 and Fig. 4.5 shows the 
power divider connected to port 3 of stage 2. Table 4.3 and Table 4.4 show the corresponding 
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forward transmission coefficients. In the design of both of these dividers, the respective outputs of 
the stage 2 power divider served as the input network to the stage 3 power dividers. Both dividers 
also have an element spacing of /  as required by the initial design specifications. The lengths 
of the power dividers are 3 in and 2.4 in respectively. 
 
Fig. 4.4 Third stage (3.a) of power divider connected to port 2 of stage 2. 
 
 
Table 4.3  Stage 3.a forward transmission coefficients at 5.8 GHz 
Port Number Expected (dB) Schematic (dB) Momentum (dB) 
2 -3.500 -3.621 -3.363 
3 -2.569 -2.671 -2.828 
 
 
Fig. 4.5 Third stage (3.b) of power divider connected to port 3 of stage 2. 
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Table 4.4  Stage 3.b forward transmission coefficients at 5.8 GHz 
Port Number Expected (dB) Schematic (dB) Momentum (dB) 
2 -3.621 -3.716 -3.630 
3 -2.475 -2.556 -2.700 
 
 
 With each of the individual power dividers designed, the next step is to connect them 
together to construct the overall device. When connecting one stage to another, however, there is 
a potential for unintentional coupling between the stages. This coupling would skew the expected 
momentum simulation. The way coupling between stages is avoided is by ensuring that each stage 
is separated from the next by a sufficiently long length of transmission line. For this design in 
particular, a starting length of 500 mil was used between each stage. This length was then adjusted 
to minimize the footprint without compromising the desired simulation results. The length of the 
lines was also adjusted to ensure that all eight outputs terminated at the same lateral location. 
Finally, all eight outputs were terminated by a 500 mil length of 50 Ω line to accommodate the use 
of SMA connectors. Fig. 4.6 illustrates the final design for the eight-output single input power 
divider (or single output eight-input feed network). The simulated reflection coefficients for each 
stage are shown in Table 4.5, and the transmission coefficients of the full feed network are given 
in Table 4.6. 
 
Table 4.5  Reflection coefficients for each stage at 5.8 GHz 
Stage Schematic (dB) Momentum (dB) 
1 -33.731 -19.364 
2 -22.899 -23.618 
3.a -56.881 -20.751 
3.b -64.152 -20.882 






Table 4.6  Transmission coefficients of feed network at 5.8 GHz 
Port Number Expected (dB) Momentum (dB) 
2/9 -11.531 -12.389 
3/8 -10.599 -11.563 
4/7 -8.138 -8.859 
5/6 -7.113 -7.832 
 
 





 The design process outlined above provides a feed network that is close to the expected 
transmission coefficients given in Table 4.6. Using the momentum optimization capabilities of 
ADS, the feed network performance and footprint can be improved by optimizing the length and 
63 
 
width of each transmission line. Note that only a single quarter-wave transformer was used 
between each stage for the optimized design. Each power divider of the feed network was first 
optimized individually by minimizing a fitness function, which was designed to account for lossy 
components. The fitness function for each transfer function , where  is the port number, is  Fitness Function =  | | −  | | | | + | |   (4.11) 
for ≠ . Terms with the superscript  are simulated values for the transfer function, and terms 
with the superscript  refer to the desired values of the transfer function. The optimization goal 
is achieved when  − . < Fitness Function <  . .  (4.12) 
Once each stage was optimized individually, the full feed network was optimized using a similar 
fitness function defined as Fitness Function =  | | −  | |   (4.13) 
where the average power  input into the feed network is 
=  | | + | | + | | +  | | . (4.14) 
Since for a lossless network 
=  |  | +  |  | + |  | +  |  | , (4.15) 
the material loss of the feed network is defined as 
� = −  log ( | | +  | | + | | + | | ). (4.16) 




� = −  log −  | | . (4.17) 
The total power loss of the feed network is then � = � +  � , (4.18) 
which is calculated to be 0.441 dB at 5.8 GHz. Table 4.7 shows the optimized transmission 
coefficients along with the expected transmission coefficients taking the total network loss into 
account. Fig. 4.7 shows the magnitude of the electric surface current density for the final design 
of the feed network. The achieved reflection coefficient at 5.8 GHz was -40.687 dB.  
Table 4.7  Transmission coefficients of optimized feed network at 5.8 GHz 
Port Number Expected with Loss (dB) Momentum (dB) 
2/9 -11.982 -11.834 
3/8 -11.050 -11.087 
4/7 -8.709 -8.769 















CONCLUSION AND FUTURE WORK 
5.1 Conclusion 
 
 This work has presented the design and simulation for three critical subsystems of a 
wireless RF energy harvester. These subsystems include a multi-stage Dickson multiplier, an 
eight-element rectangular patch array, and a single output eight-input microstrip feed network. To 
finalize the design of this energy harvesting system, each of these subsystems must be fabricated 
and tested. For the rectifier, more work is required to test the two-stage Dickson multiplier with 
the L-matching network. It may also be advantageous to design and fabricate a matching network 
for the seven-stage Dickson multiplier. For the array and feed network, both designs have been 
finalized and are ready for fabrication. Once each subsystem is fabricated and tested, the final step 
is to integrate the subsystems together into a final system design. 
5.2 Smart Energy Harvesting System 
 
 With the development of the Internet of Things (IoT), there is an increasing demand for 
sensors/motes and other devices to be integrated with wireless energy harvesting systems. This 
work presents the foundation for the design of a smart wireless energy harvesting system for 5.8 
GHz that could be used for IoT applications. Using digital phase shifters connected to the input 
ports of the feed network along with an on-board microcontroller, the capabilities of the proposed 
harvester could be extended to perform beamforming. In addition, a power management system 
could be included between the output of the rectifier and the load to improve the harvester’s 
efficiency. This power management system combined with beamforming allows the harvester to 
be adaptive to varying operating conditions such as the load, input power, and location of the 
maximum power source.  
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 The extended energy harvesting system uses a phased array with an adaptive power 
management system realized by a low-power microcontroller and DC-DC converter as done in 
[41]. The use of the microcontroller enables the system to perform basic computations, which is 
utilized to develop a “smart” adaptive energy harvester that responds to fluctuations in the 
environment with the goal of maximizing efficiency. Fig. 5.1 shows a block diagram of the 
extended harvester. As a consequence of improving the efficiency, more applications of energy 
harvesting systems become possible. One such example is the integration of a power amplifier in 
the system, which uses the harvested signal to retransmit a locally amplified version of the original 
signal on the same or different frequency band. A device like this would serve as a cost efficient 
and green alternative to commercial repeaters. 
 
 












[1] C. R. Valenta and G. D. Durgin, "Harvesting Wireless Power: Survey of Energy-Harvester 
Conversion Efficiency in Far-Field, Wireless Power Transfer Systems," in IEEE Microwave 
Magazine, vol. 15, no. 4, pp. 108-120, June 2014. 
[2] P. Scherz and S. Monk, Practical electronics for inventors, 4th ed. New York: McGraw Hill 
Education, 2016, pp. 707-708. 
[3] E. A. Kadir, A. P. Hu, M. Biglari-Abhari and K. C. Aw, "Indoor WiFi energy harvester with 
multiple antenna for low-power wireless applications," 2014 IEEE 23rd International 
Symposium on Industrial Electronics (ISIE), Istanbul, 2014, pp. 526-530. 
[4] Yuwei Zhou, B. Froppier and T. Razban, "Study of a matching circuit effect on a microwave 
rectifier," 2011 11th Mediterranean Microwave Symposium (MMS), Hammamet, 2011, pp. 29-
33.  
[5] Anchustegui-Echearte, I. [et al.]. “A high-efficiency matching technique for low power levels 
in RF harvesting,” PIERS 2013 Stockholm - Progress In Electromagnetics Research 
Symposium. Proceedings, Stockholm: The Electromagnetics Academy, 2013, p. 1806-1810. 
[6] T. W. Yoo and K. Chang, "Theoretical and experimental development of 10 and 35 GHz 
rectennas," in IEEE Transactions on Microwave Theory and Techniques, vol. 40, no. 6, pp. 
1259-1266, Jun 1992.  
[7] J. O. McSpadden, Lu Fan and Kai Chang, "Design and experiments of a high-conversion-
efficiency 5.8-GHz rectenna," in IEEE Transactions on Microwave Theory and Techniques, 
vol. 46, no. 12, pp. 2053-2060, Dec 1998. 
[8] J. Guo, H. Zhang and X. Zhu, "Theoretical Analysis of RF-DC Conversion Efficiency for 
Class-F Rectifiers," in IEEE Transactions on Microwave Theory and Techniques, vol. 62, no. 
4, pp. 977-985, April 2014. 
[9] Y. Suh and K. Chang, "A high-efficiency dual-frequency rectenna for 2.45- and 5.8-GHz 
wireless power transmission," in IEEE Transactions on Microwave Theory and Techniques, 
vol. 50, no. 7, pp. 1784-1789, Jul 2002. 
[10] E. Falkenstein, M. Roberg and Z. Popovic, "Low-Power Wireless Power Delivery," in IEEE 
Transactions on Microwave Theory and Techniques, vol. 60, no. 7, pp. 2277-2286, July 2012. 
[11] N. Soltani and F. Yuan, "A High-Gain Power-Matching Technique for Efficient Radio-
Frequency Power Harvest of Passive Wireless Microsystems," in IEEE Transactions on 
Circuits and Systems I: Regular Papers, vol. 57, no. 10, pp. 2685-2695, Oct. 2010. 
[12] W. C. Brown, "Experiments Involving a Microwave Beam to Power and Position a 
Helicopter," in IEEE Transactions on Aerospace and Electronic Systems, vol. AES-5, no. 5, 
pp. 692-702, Sept. 1969.  
68 
 
[13] “Solar Power Satellite Program Rev. DOE/NASA Satellite Power System Concept Develop. 
Evaluation Program,” Final Proc. Conf. 800491, July 1980. 
[14] H. Jabbar, Y. S. Song and T. T. Jeong, "RF energy harvesting system and circuits for charging 
of mobile devices," in IEEE Transactions on Consumer Electronics, vol. 56, no. 1, pp. 247-
253, February 2010.  
[15] Devi, K. K. A., N. M. Din, and C. K. Chakrabarthy, "Optimization of the voltage doubler 
stages in an RF-DC convertor module for energy harvesting," Circuits and Systems, Vol. 3, 
No. 3, Jul. 2012.  
[16] E. Khansalee, Y. Zhao, E. Leelarasmee and K. Nuanyai, "A dual-band rectifier for RF energy 
harvesting systems," 2014 11th International Conference on Electrical 
Engineering/Electronics, Computer, Telecommunications and Information Technology 
(ECTI-CON), Nakhon Ratchasima, 2014, pp. 1-4. 
[17] J. P. Curty, N. Joehl, F. Krummenacher, C. Dehollain and M. J. Declercq, "A model for μ-
power rectifier analysis and design," in IEEE Transactions on Circuits and Systems I: Regular 
Papers, vol. 52, no. 12, pp. 2771-2779, Dec. 2005.  
[18] Din, N. M., C. K. Chakrabarty, A. Bin Ismail, K. K. A. Devi, and W.-Y. Chen, "Design of RF 
energy harvesting system for energizing low power devices," Progress In Electromagnetics 
Research, Vol. 132, 49-69, Sep. 2012. 
[19] P. Nintanavongsa, U. Muncuk, D. R. Lewis and K. R. Chowdhury, "Design Optimization and 
Implementation for RF Energy Harvesting Circuits," in IEEE Journal on Emerging and 
Selected Topics in Circuits and Systems, vol. 2, no. 1, pp. 24-33, March 2012. 
[20] J. F. Dickson, "On-chip high-voltage generation in MNOS integrated circuits using an 
improved voltage multiplier technique," in IEEE Journal of Solid-State Circuits, vol. 11, no. 
3, pp. 374-378, Jun 1976. 
[21] H. Lee, "5.8 GHz ISM band energy harvester utilizing Dickson charge pump," 2016 17th 
International Symposium on Antenna Technology and Applied Electromagnetics (ANTEM), 
Montreal, QC, 2016, pp. 1-2. 
[22] R. E. Barnett, J. Liu and S. Lazar, "A RF to DC Voltage Conversion Model for Multi-Stage 
Rectifiers in UHF RFID Transponders," in IEEE Journal of Solid-State Circuits, vol. 44, no. 
2, pp. 354-370, Feb. 2009. 
[23] B. R. Marshall, M. M. Morys and G. D. Durgin, "Parametric analysis and design guidelines 
of RF-to-DC Dickson charge pumps for RFID energy harvesting," 2015 IEEE International 
Conference on RFID (RFID), San Diego, CA, 2015, pp. 32-39. 
[24] R. Shigeta et al., "Ambient RF Energy Harvesting Sensor Device With Capacitor-Leakage-




[25] A. N. Parks, A. P. Sample, Y. Zhao and J. R. Smith, "A wireless sensing platform utilizing 
ambient RF energy," 2013 IEEE Topical Conference on Biomedical Wireless Technologies, 
Networks, and Sensing Systems, Austin, TX, 2013, pp. 154-156. 
[26] M. Muramatsu and H. Koizumi, "An experimental result using RF energy harvesting circuit 
with Dickson charge pump," 2010 IEEE International Conference on Sustainable Energy 
Technologies (ICSET), Kandy, 2010, pp. 1-4. 
[27] T. Sogorb, J. V. Llario, J. Pelegri, R. Lajara and J. Alberola, "Studying the Feasibility of 
Energy Harvesting from Broadcast RF Station for WSN," 2008 IEEE Instrumentation and 
Measurement Technology Conference, Victoria, BC, 2008, pp. 1360-1363. 
[28] R. Vyas, V. Lakafosis, M. Tentzeris, H. Nishimoto and Y. Kawahara, "A battery-less, wireless 
mote for scavenging wireless power at UHF (470–570 MHz) frequencies," 2011 IEEE 
International Symposium on Antennas and Propagation (APSURSI), Spokane, WA, 2011, pp. 
1069-1072. 
[29] A. Sample and J. R. Smith, "Experimental results with two wireless power transfer 
systems," 2009 IEEE Radio and Wireless Symposium, San Diego, CA, 2009, pp. 16-18. 
[30] G. Palumbo and D. Pappalardo, "Charge Pump Circuits: An Overview on Design Strategies 
and Topologies," in IEEE Circuits and Systems Magazine, vol. 10, no. 1, pp. 31-45, First 
Quarter 2010. 
[31] G. De Vita and G. Iannaccone, "Design criteria for the RF section of UHF and microwave 
passive RFID transponders," in IEEE Transactions on Microwave Theory and Techniques, 
vol. 53, no. 9, pp. 2978-2990, Sept. 2005. 
[32] P. Nayeri. EENG 429. Class Lecture, Topic: “Impedance matching,” Electrical Engineering 
Department, Colorado School of Mines, Golden, Colorado, USA, Feb 2016. 
[33] D. Pozar, Microwave Engineering, 4th ed. Hoboken: Wiley, 2012. 
[34] G. R. Branner and J. E. Johnson, "Harmonic balance analysis of input impedance matching in 
active RF/microwave frequency multipliers," Circuits and Systems, 2004. MWSCAS '04. The 
2004 47th Midwest Symposium on, 2004, pp. I-201-4 vol.1. 
[35] Keysight Technologies Advanced Design System, Release 2016.1. 
[36] Cadsoft Eagle, Release 7.5.0. 
[37] Sai Sandeep, B. and S. Sreenath Kashyap, "Design and simulation of microstrip patch array 
antenna for wireless communications at 2.4 GHz," International Journal of Scientific & 
Engineering Research, Vol. 3, No. 11, Nov. 2012. 
[38] C. Balanis, Antenna Theory, Analysis, and Design, 3rd ed. New York: Wiley, 2005. 
[39] ANSYS Academic Research, Release 16.2. 
70 
 
[40] P. Muri, O. Challa and J. McNair, "Enhancing small satellite communication through effective 
antenna system design," 2010 - MILCOM 2010 MILITARY COMMUNICATIONS 
CONFERENCE, San Jose, CA, 2010, pp. 347-352. 
[41] T. Paing, J. Shin, R. Zane and Z. Popovic, "Resistor Emulation Approach to Low-Power RF 
Energy Harvesting," in IEEE Transactions on Power Electronics, vol. 23, no. 3, pp. 1494-
1501, May 2008. 
